Диссертация (1091051), страница 22
Текст из файла (страница 22)
Metal contacts to MoS2: a two-dimensional semiconductor / Neal A.T. //Device Research Conference. – 2012. – P. 65-66.28.Aouaj A., Bouziane A. Nanotube carbon transistor (CNTFET) / Aouaj A., Bouziane A.// ICMCS. – April 2009. – P.236-239.29.Tarasov A., Wipf M., Nef C. Sensing with liquid-gated grapheme field-effecttransistors / Tarasov A., Wipf M., Nef C. // 12th Conference of IEEE-NANO. Aug. –2012. – P. 1-2.30.Lu J.G., Chang P-C. ZnO nanowire field effect transistors / Lu J.G., Chang P-C.
//IEEE International Electron Devices. Vol. 55. Issue: 11. Nov. 2008, pp. 2977-2987.31.Chen C-W., Tzeng J-Y. High-performance Germanium p- and n-MOSFETs with NiGeSource/Drain / Chen C-W., Tzeng J-Y.// IEEE International Electron Devices. – Vol.61. – Issue: 8. – Aug. 2014. – P.
2656-2661.32.Aono M., Hasegawa T. The Atomic Switch / Aono M., Hasegawa T. // Proceeding ofthe IEEE. – Vol. 98. – Issue: 12. – Dec. 2010. – P. 2228-2236.33.Yinug F. The rise of the Flash memory market: Its impact on firm behavior and globalsemiconductor trade patterns / Yinug F. // Journal of International Commerce andEconomics. – July 2014. – P. 34.34.Shenouda D., Peplow R.
Digital system design – use of microcontroller / Shenouda D.,Peplow R. // River Publishers, – 2011. – P. 255-258.35.Mohammad B. Low leakage power SRAM cell for embedded memory / Mohammad B.// Innovations in Information Technology. – April 2011. – P. 367-370.36.Hidaka H., Matsuda Y., Asakura M. The optimize embedded DRAM / Hidaka H.,Matsuda Y., Asakura M. // IEEE Micro. – Vol. 10. – Issue: 2. – April 2002. – P. 14-25.37.Nemati F. A novel thyristor-based SRAM cell (T-RAM) for high-speed, low-voltage,giga-scale memories / Nemati F. // IEEE IEDM Tech. Dig. – Dec.
1999. – P. 283-286.16738.Okhonin S., Fazan P., Jones M.E. Zero capacitor embedded memory technology forsystem on chip / Okhonin S., Fazan P., Jones M.E. // IEEE MTDT. – Aug. 2005. –P.21-26.39.Arimoto K., Morishito F., Hayashi I. High-density scalable twin transistors RAM(TTRAM) with verify control for SOI platform memory / Arimoto K., Morishito F.,Hayashi I. // Solid-State Circuits, IEEE Journal. – Vol.
42, – Issue 11. – Nov. 2012. –P. 2611-2619.40.Bohac C. Comparing technologies: MRAM vs. FRAM. / Bohac C. // EverspinTechnologies. – March 2013. – P. 1-6.41.Hughes B. Magnetoresistive random access memory (MRAM) and reliability / HughesB. // Integrated Reliability Workshop Final Report. – Oct. 2003. – P. 169-174.42.Burr G. W., Breitwisch M. J., Francesschini M. Phase change memory technology /Burr G. W., Breitwisch M. J., Francesschini M. // Journal of Science and Technology. –Vol.
28. – Issue 2. – Apr. 2010. – P. 223-262.43.Seo J.Y., Kim Y., Lee S-H. A study on gate-All-around (GAA) polycrystalline siliconchannel SONOS flash memory / Seo J.Y., Kim Y., Lee S-H. // INEC. – 2013. – P. 313.44.Prince B. Vertical 3D Memory Technologies / Prince B. // John Wiley & Sons Ltd.Chichester, UK. – Vol.1. – 2014.
– P. 4-31.45.Kim J., Hong A. J., Kim S. M. A stacked memory device on logic 3D technology forultra-density data storage / Kim J., Hong A. J., Kim S. M. // Nanotechnology IOPPublishing. – Vol. 22. – 2011. – P. 1-7.46.Lue H.T., Hsu T.H., Hsiao Y.H. A highly scalable 8-layer 3D Vertical-Gate (VG) TFTNAND flash using junction-free buried Channel BE-SONOS device / Lue H.T., HsuT.H., Hsiao Y.H. // VLSI Symposia on Technology.
– 2010. – P. 131-132.47.Katsumata R. Pipe-shaped BiCS flash memory with 16 stacked layers and multi-levelcell operation for ultra-high density storage devices / Katsumata R. // VLSI Symposiaon Technology. – June 2009. – P. 135-137.16848.Jang J., Kim H-S., Cho S. Vertical cell array using TCAT(Terabit Cell ArrayTransistor) technology for ultra-high density NAND flash memory / Jang J., Kim H-S.,Cho S. // VLSI Symposia on Technology. – 2009.
– P.192-193.49.Kim J., Hong A-J., Sung M. Novel Vertical-Stacked-Array-Transistor (VSAT) forultra-high-density and cost-effective NAND Flash memory devices and SSD / Kim J.,Hong A-J., Sung M. // VLSI Symposia on Technology. – 2009. – P.187-189.50.Lue H-T. Charge-Trapping (CT) Flash and 3D NAND Flash / Lue H-T. // MacronixInternational Co., Ltd. Macronix International Co., Hsinchu, Taiwan. – 2011. – P. 45.51.Bertagnolli, E., Hofmann, F., Willer, J. ROS: an extremely high density mask ROMtechnology based on vertical transistor cells / Bertagnolli, E., Hofmann, F., Willer, J.
//VLSI Symposia on Technology. – 1996. – P.58-59.52.Yoshikawa K., Mori S., Kaneko Y. 0.6 mu m EPROM cell design based on a newscaling scenario / Yoshikawa K., Mori S., Kaneko Y. // IEDM. Technical Digest. –1989. – P.587-590.53.Nakagawa K., Yoshida K., Masuda S. A flash EEPROM cell with self-aligned trenchtransistor and isolation structure / Nakagawa K., Yoshida K., Masuda S. // VLSISymposia on Technology, – 2000. – P.124-125.54.Tsuji N., Ajika N., Yuzuriha K. New Erase Scheme for DINOR Flash MemoryEnhancing Erase/Write Cycling Endurance Characteristics / Tsuji N., Ajika N.,Yuzuriha K.// IEDM Tech. Dig.
Dec. – 1994. – P. 53–56.55.Bez R., Camerlenghi E. Introduction to Flash Memory / Bez R., Camerlenghi E. //Non-Volatile Memory Process Development, STMicroelectronics. – Vol.41. – No. 4. –2003. – P. 489-496.56.Rössler B., Müller R. Electrically Erasable and Reprogrammable Read-Only MemoryUsing the n-Channel SIMOS One-Transistor Cell / Rössler B., Müller R. // IEEE Trans.Electron Devices. – Vol. 24. – 2001. – P.
806-814.57.Guterman D., Rimawi I., Chiu T. An Electrically Alterable Nonvolatile Memory CellUsing a Floating Gate Structure / Guterman D., Rimawi I., Chiu T. // IEEE Trans.Electron Devices. – Vol. 24. – 1998. – P. 816-821.16958.Ning T. H. Hot-Electron Emission from Silicon into Silicon Dioxide / Ning T. H. //Solid-State Electronics.
– Vol. 21. – 1999. – P. 273.59.Tsuji N., Ajika N., Yuzuriha K. New Erase Scheme for DINOR Flash MemoryEnhancing Erase/Write Cycling Endurance Characteristics / Tsuji N., Ajika N.,Yuzuriha K. // IEDM Tech. Dig. – 1994. – P. 53.60.Kamiya M., Kojima Y., Kato Y. EPROM Cell with High Gate Injection Efficiency /Kamiya M., Kojima Y., Kato Y.
// IEDM Tech. Dig. – 2006. – P. 741.61.Van Houdt J., Heremans P., Deferm L. Analysis of the Enhanced Hot - ElectronInjection in Split-Gate Transistors Useful for EEPROM Applications / Van Houdt J.,Heremans P., Deferm L. // IEEE Trans. Electron Devices. – Vol. 39. – 2002. – P. 1150.62.Tsai H.W., Chaing P.Y., Chung S.S. The performance and reliability enhancement ofETOX p-channel flash EEPROM cell with p-doped floating-gate / Tsai H.W., ChaingP.Y., Chung S.S. // VLSI Symposia on Technology. – 2003. – P.36-39.63.Lee J., Dham V.K. Design considerations for scaling FLOTOX E2PROM cell / Lee J.,Dham V.K. // IEDM. Technical Digest. – 2000.
– P. 582-593.64.Chen B. Highly Reliable SuperFlash® Embedded Memory Scaling for Low PowerSoC / Chen B. // VLSI Symposia on Technology. – 2007. – P.1-2.65.Kuo C., Toms T., Wiedner M. A microcontroller with 100 K bytes embedded flashEEPROM / Kuo C., Toms T., Wiedner M. // 4th International Conference Solid-Stateand Integrated Circuit Technology. – 1995.
– P. 138-140.66.Nair D.R., Shukuri S., Mahapatra S. Cycling endurance of NOR flash EEPROM cellsunder CHISEL programming operation - impact of technological parameters andscaling / Nair D.R., Shukuri S., Mahapatra S. // IEDM. – Vol.51. – Issue:10. – 2004. –P. 1672-1678.67.Lin C-N., Farenc D., Singh D. A novel Uniform-Channel-Program Erase (UCPE) flashEEPROM using an isolated P-well structure / Lin C-N., Farenc D., Singh D.
// IEDM. –Vol.48. – Issue:10. – 2004. – P. 779-782.68.Bartoli J., Della Marca V., Regnier A. A new non-volatile memory cell based on theflash architecture for embedded low energy applications: ATW (Asymmetrical Tunnel170Window) / Bartoli J., Della Marca V., Regnier A. // International SemiconductorConference (CAS). – 2014.
– P. 117-120.69.Chang S., Kuo S.N. Performance and reliability evaluations of p-channel flashmemories with different programming schemes / Chang S., Kuo S.N. // IEDM. –Vol.39. – Issue:10. – 1997. – P. 295-298.70. Garth K. Pipeline defects in flash devices associated with ring OSF / Garth K. //Journal of Crystal Growth.
No. 204. – 1999. – P. 462.71.Kuo C., Chrudimsky D., Jew T. A 32-Bit RISC Microcontroller with 448K Bytes ofEmbedded Flash Memory / Kuo C., Chrudimsky D., Jew T. // International NVMTechnology Conference. Albuquerque. – June 1998. – P.28–33.72.Markov V., Liu X., Kotov A. Superflash memory program/erase endurance / MarkovV., Liu X., Kotov A. // NVM Tech. Symp. – 2003. – P. 231-234.73.Liu X., Markov V., Kotov A.
Endurance characteristics of SuperFlash memory / LiuX., Markov V., Kotov A. // ICSICT. – 2006. – P. 763-765.74.Markov V., Liu X., Kotov A. Tunneling phenomenon in SuperFlash cell / Markov V.,Liu X., Kotov A. // NVM Tech. Symp, – 2002. – P. 110-115.75.Lusky E., Mitenberg G. Investigation of Channel Hot Electron Injection by LocalizedCharge-Trapping Nonvolatile Memory Devices / Lusky E., Mitenberg G. // IEEETransactions on Electron Devices.
– Vol.51. – No.3. – 2004. – P. 444-456.76.Peters C. Advancement in Charge Trap Flash Memory Technology / Peters C. // CTOFlash Memory Summit. – 2013. – P. 54-65.77.Walker A.J. TFT-SONOS memory cell for ultra-high density file storage applications /Walker A.J. // VLSI Symposia on Technology.
– 2003. – P.29-30.78.Lee J., Cho H., Choi S. Omega flash cell SONOS device built on bulk Si wafer / Lee J.,Cho H., Choi S. // Device Research Conference. – 2003. – P. 34-56.79.Su C-J., Su T-K., Tsai T-I. A junctionless SONOS nonvolatile memory deviceconstructed with in situ-doped polycrystalline silicon nanowires / Su C-J., Su T-K.,Tsai T-I. // INEC. – 2011.
![](https://s.studizba.com/z.php?f=/templates/si/i/noavatar.png&w=100&h=100&t=1"){kind=avatar}
