Диссертация (СВЧ комплементарный биполярный технологический процесс с высокой степенью симметрии динамических параметров транзисторов), страница 29
Описание файла
Файл "Диссертация" внутри архива находится в папке "СВЧ комплементарный биполярный технологический процесс с высокой степенью симметрии динамических параметров транзисторов". PDF-файл из архива "СВЧ комплементарный биполярный технологический процесс с высокой степенью симметрии динамических параметров транзисторов", который расположен в категории "". Всё это находится в предмете "технические науки" из Аспирантура и докторантура, которые можно найти в файловом архиве РТУ МИРЭА. Не смотря на прямую связь этого архива с РТУ МИРЭА, его также можно найти и в других разделах. Архив можно найти в разделе "остальное", в предмете "диссертации и авторефераты" в общих файлах, а ещё этот архив представляет собой кандидатскую диссертацию, поэтому ещё представлен в разделе всех диссертаций на соискание учёной степени кандидата технических наук.
Просмотр PDF-файла онлайн
Текст 29 страницы из PDF
f tCharacteristics for Different Types of Si-based RF Bipolar Transistors// SiGe Technology and DeviceMeeting, 2006. ISTDM 2006. Third International. – IEEE, 2006. – С. 1-2.145. C. Schippel, F. Schwierz, J. Fu. On the fmax vs. ft characteristics for different types ofSi-based RF bipolar transistors// Internationales Wissenschaftliches Kolloquium Technische Universitat Ilmenau, – 2006146. Schippel C., Fu J., Schwierz F. The influence of collector dopant profile on breakdownvoltage and cutoff frequency of Si‐based RF bipolar transistors// Physica status solidi (c).
– 2006. –Т. 3. – №. 3. – С. 494-498.147. Pruijmboom A., Timmering C. E., Hageraats J. 18 ps ECL-gate delay in laterally scaled30 GHz bipolar transistors// Electron Devices Meeting, 1994. IEDM'94. Technical Digest.,International. – IEEE, 1994. – С. 825-828.148. Ugajin M. et al. Very-high fT and fmax silicon bipolar transistors using ultra-highperformance super self-aligned process technology for low-energy and ultra-high-speed LSI's//Electron Devices Meeting, 1995. IEDM'95., International. – IEEE, 1995. – С. 735-738..152149. Tsai C. et al.
A double-spacer technology for the formation of very narrow emitter (0.3μm) double-polysilicon bipolar transistors using 0.8-μm photolithography// Bipolar/BiCMOS Circuitsand Technology Meeting, 1995., Proceedings of the 1995. – IEEE, 1995. – С. 97-101.150. R.
Li, Y. Zhong, W. Xian, Y. Liu Studies on SIC Process for the Improvement of VPNPPerformance// Solid-State and Integrated Circuit Technology (ICSICT), 2010 10th IEEE InternationalConference on. – 2010. – C. 132-134151. Wilson M. C. et al. New high-performance complementary bipolar technology featuring45-GHz NPN and 20-GHz PNP devices// Microelectronic Manufacturing '99. – International Societyfor Optics and Photonics, 1999. – С.
94-101.152. Palestri P. et al. A better insight into the performance of silicon BJTs featuring highlynonuniform collector doping profiles// Electron Devices, IEEE Transactions on. – 2000. – Т. 47. – №.5. – С. 1044-1051.153. Ponomarev Y. V.
et al. A 34 GHz fT Bipolar Process with High-Energy-ImplantedCollector// Solid-State Device Research Conference, 1997. Proceeding of the 27th European. – IEEE,1997. – С. 408-411.154. Appels J. A. et al. Local oxidation of silicon and its application in semiconductor-devicetechnology// PHILIPS RESEARCH REPORTS. – 1970.
– Т. 25. – №. 2. – С. 118-132.155. Gan T. Modeling of chemical mechanical polishing for shallow trench isolation: дис. –Massachusetts Institute of Technology, 2000.156. Tsai H. H., Yu C. L., Wu C. Y. A bird's beak reduction technique for LOCOS in VLSIfabrication// Electron Device Letters, IEEE. – 1986. – Т. 7. – №. 2. – С.
122-123.157. Shaneyfelt M. R. et al. Challenges in hardening technologies using shallow-trenchisolation// Nuclear Science, IEEE Transactions on. – 1998. – Т. 45. – №. 6. – С. 2584-2592.158. Burghartz J. N. et al. Self-aligned bipolar epitaxial base npn transistors by selectiveepitaxy emitter window (SEEW) technology// Electron Devices, IEEE Transactions on. – 1991. – Т.38. – №.
2. – С. 378-385.159. Konaka S. et al. A 20-ps Si bipolar IC using advanced super self-aligned processtechnology with collector ion implantation// Electron Devices, IEEE Transactions on. – 1989. – Т. 36.– №. 7. – С. 1370-1375.160. Mikoshiba H., Homma T., Hamano K. A new trench isolation technology as areplacement of LOCOS// Electron Devices Meeting, 1984 International. – IEEE, 1984. – Т. 30.
– С.578-581.161. Fuse G. et al. A practical trench isolation technology with a novel planarization process//Electron Devices Meeting, 1987 International. – IEEE, 1987. – Т. 33. – С. 732-735.153162. Chen C. et al. A novel 0.25/spl mu/m shallow trench isolation technology// ElectronDevices Meeting, 1996.
IEDM'96., International. – IEEE, 1996. – С. 837-840.163. Pan J. T. et al. Planarization and integration of shallow trench isolation// VLSI MultilevelInterconnect Conference. – 1998. – С. 467-472.164. Ho A. P., Horng C. T. Polysilicon-base self-aligned bipolar transistor process: пат.4381953 США. – 1983.165. Sakai T. et al. High speed bipolar ICs using super self-aligned process technology//Japanese Journal of Applied Physics. – 1981. – Т. 20. – №. S1. – С. 155.166. Sakai T. et al.
Gigabit logic bipolar technology: advanced super self-aligned processtechnology// Electronics Letters. – 1983. – Т. 19. – №. 8. – С. 283-284.167. Yamamoto Y., Sakuma K. SDX: a novel self-aligned technique and its application tohigh-speed bipolar LSIs// Electron Devices, IEEE Transactions on. – 1988. – Т. 35. – №. 10. – С.1601-1608.168. Nakamura T. et al. 63 ps ECL circuits using advanced SICOS technology// ElectronDevices Meeting, 1986 International. – IEEE, 1986. – Т. 32. – С.
472-475.169. Glenn J. L., Neudeck C. W. High-speed fully self-aligned single-crystal contacted siliconbipolar transistor// Electronics Letters. – 1990. – Т. 26. – №. 20. – С. 1677-1679.170. Neudeck G. W., Bashir R. Triple self-aligned bipolar junction transistor: пат. 5286996США. – 1994.171. Kobayashi Y. et al. SST-BiCMOS technology with 130 ps CMOS and 50 ps ECL// VLSITechnology, 1990. Digest of Technical Papers. 1990 Symposium on. – IEEE, 1990. – С. 85-86.172. Shiba T. et al. SPOTEC-a sub-10 um2 bipolar transistor structure using fully self-alignedsidewall polycide base technology// 1991 Int.
Electron Devices Meeting Tech. Dig. – 1991. – С. 455 –458.173. Van Zeijl H., Nanver L. K. Base-contact proximity effects in bipolar transistors withnitride-spacer technology// Solid-State Device Research Conference, 2005. ESSDERC 2005.Proceedings of 35th European. – IEEE, 2005. – С.
461-464.174. Inoh K. et al. Limitations of double polysilicon self-aligned bipolar transistor structure//Solid-State Device Research Conference, 1997. Proceeding of the 27th European. – IEEE, 1997. – С.528-531.175. Hunt P. C. Bipolar device design for high density high performance application// ElectronDevices Meeting, 1989. IEDM'89. Technical Digest., International.
– IEEE, 1989. – С. 791-794.176. Shiba T. et al. In situ phosphorus-doped polysilicon emitter technology for very highspeed, small emitter bipolar transistors// IEEE Transactions on Electron Devices. – 1996. – Т. 43. – №.6. – С. 889-897.154177. Van Zeijl H. W., Nanver L. K. LPCVD silicon nitride-on-silicon spacer technology//Proceedings 20th international symposium on microelectronics technology and devices.
Brazil. – 2005.– С. 153-162.178. Miwa H. Structure of complementary bipolar transistors: пат. 5955775 США. – 1999.179. Chen W. K. (ed.). VLSI technology. – CRC Press, 2003. – Т. 8.180. Barson F., Kemlage B. M. Method of producing shallow, narrow base bipolar transistorstructures via dual implantations of selected polycrystalline layer: пат. 4431460 США. – 1984.181. Lanzerotti L. D. et al. Suppression of boron outdiffusion in SiGe HBTs by carbonincorporation// Electron Devices Meeting, 1996. IEDM'96, International.
– IEEE, 1996. – С. 249-252.182. Desilets B. H., Hsieh C. M., Hsu L. L. Vertical bipolar transistor with recessed epitaxiallygrown intrinsic base region: пат. 5137840 США. – 1992.183. Patton G. L., Bravman J. C., Plummer J. D. Physics, technology, and modeling ofpolysilicon emitter contacts for VLSI bipolar transistors// Electron Devices, IEEE Transactions on. –1986. – Т. 33. – №. 11. – С. 1754-1768.184.
Maritan C. M., Tarr N. G. Polysilicon emitter pnp transistors// Electron Devices, IEEETransactions on. – 1989. – Т. 36. – №. 6. – С. 1139-1144.185. Milanović V. et al. CMOS foundry implementation of Schottky diodes for RF detection//Electron Devices, IEEE Transactions on. – 1996. – Т. 43. – №. 12. – С.
2210-2214.186. Cowley A. M. Titanium-silicon Schottky barrier diodes// Solid-State Electronics. – 1970.– Т. 13. – №. 4. – С. 403-414.187. А.С. Турцевич, Я.А. Соловьев, Д.Л. Ануфриев, О.В. Мильчанин. Особенностиформирования границы раздела Si/PtSi в диодах Шоттки для силовой электроники// ДокладыБГУИР. – 2006. №4 (16).
С. 53 - 58.188. Lee J. W., Lee B., Kang H. B. A High Sensitivity, CoSi–Si Schottky Diode VoltageMultiplier for UHF-Band Passive RFID Tag Chips// Microwave and Wireless Components Letters,IEEE. – 2008. – Т. 18. – №. 12. – С. 830-832.189. Sankaran S. et al. Schottky diode with cutoff frequency of 400 GHz fabricated in 0.18 μmCMOS// Electronics letters. – 2005. – Т. 41.
– №. 8. – С. 506-508.190. Shim D. et al. Complementary Antiparallel Schottky Barrier Diode Pair in a 0.13-LogicCMOS Technology// Electron Device Letters, IEEE. – 2008. – Т. 29. – №. 6. – С. 606-608.191. Pfeiffer U. R. et al. Schottky barrier diode circuits in silicon for future millimeter-waveand terahertz applications// Microwave Theory and Techniques, IEEE Transactions on. – 2008.
– Т. 56.– №. 2. – С. 364-371.192. Rassel R. M. et al. Schottky barrier diodes for millimeter wave SiGe BiCMOSapplications// 2006 Bipolar/BiCMOS Circuits and Technology Meeting. – 2006.155193. Stribley P.R., Subramaniam S.C. Schottky diode: пат. 2012/0211859 A1 США. – 2012.194. http://www.xfab.com/195. Amon S. et al. Compact BJT/JFET PTAT// Electronic Materials and Packaging, 2001.EMAP 2001. Advances in. – 2001. – С. 96-102.196. Misiakos K., Kavadias S. A silicon drift detector with a P-type JFET integrated in the Nwell anode// Nuclear Instruments and Methods in Physics Research Section A: Accelerators,Spectrometers, Detectors and Associated Equipment.
– 2001. – Т. 458. – №. 1. – С. 422-426.197. Levinzon F. A. Ultra-low-noise high-input impedance amplifier for low-frequencymeasurement applications// Circuits and Systems I: Regular Papers, IEEE Transactions on. – 2008. – Т.55. – №. 7.
