11ETD (1086184), страница 2
Текст из файла (страница 2)
4-23EEPROM Security ........................................................................... 4-24SECTION 5 RESETS AND INTERRUPTS5.15.1.15.1.25.1.35.1.4Resets ....................................................................................................... 5-1Power-On Reset ................................................................................ 5-1External Reset (RESET) ...................................................................
5-1COP Reset ........................................................................................ 5-1Clock Monitor Reset .......................................................................... 5-2MOTOROLAivM68HC11 E SERIESTECHNICAL DATATABLE OF CONTENTS(Continued)TitleParagraph5.1.55.1.65.25.2.15.2.25.2.35.2.45.2.55.2.65.2.75.2.85.2.95.2.105.35.3.15.45.4.15.4.25.4.35.4.45.4.55.4.65.55.5.15.5.2PageOption Register .................................................................................
5-3CONFIG Register .............................................................................. 5-4Effects of Reset ......................................................................................... 5-4Central Processing Unit .....................................................................
5-4Memory Map ..................................................................................... 5-5Timer ................................................................................................. 5-5Real-Time Interrupt (RTI) .................................................................. 5-5Pulse Accumulator ............................................................................
5-5Computer Operating Properly (COP) ................................................ 5-5Serial Communications Interface (SCI) ............................................. 5-5Serial Peripheral Interface (SPI) ........................................................ 5-6Analog-to-Digital Converter ............................................................... 5-6System .............................................................................................. 5-6Reset and Interrupt Priority ....................................................................... 5-6Highest Priority Interrupt and Miscellaneous Register ......................
5-7Interrupts ................................................................................................... 5-8Interrupt Recognition and Register Stacking ..................................... 5-9Non-Maskable Interrupt Request (XIRQ) ........................................ 5-10Illegal Opcode Trap ......................................................................... 5-10Software Interrupt ............................................................................ 5-11Maskable Interrupts ......................................................................... 5-11Reset and Interrupt Processing ....................................................... 5-11Low Power Operation ..............................................................................
5-16WAIT ............................................................................................... 5-16STOP ............................................................................................... 5-17SECTION 6 PARALLEL INPUT/OUTPUT6.16.26.36.46.56.66.7Port A ........................................................................................................ 6-1Port B ........................................................................................................ 6-2Port C ........................................................................................................
6-2Port D ........................................................................................................ 6-3Port E ........................................................................................................ 6-4Handshake Protocol .................................................................................. 6-4Parallel I/O Control Register ...................................................................... 6-5SECTION 7 SERIAL COMMUNICATIONS INTERFACE7.17.27.37.4Data Format ..............................................................................................
7-1Transmit Operation .................................................................................... 7-1Receive Operation ..................................................................................... 7-3Wakeup Feature ........................................................................................ 7-5M68HC11 E SERIESTECHNICAL DATAMOTOROLAvTABLE OF CONTENTSParagraph7.4.17.4.27.57.67.6.17.6.27.6.37.6.47.6.57.77.7.1(Continued)TitlePageIdle-Line Wakeup ..............................................................................
7-5Address-Mark Wakeup ...................................................................... 7-5SCI Error Detection ................................................................................... 7-6SCI Registers ............................................................................................ 7-6Serial Communications Data Register ..............................................
7-6Serial Communications Control Register 1 ....................................... 7-6Serial Communications Control Register 2 ....................................... 7-7Serial Communication Status Register .............................................. 7-8Baud Rate Register ...........................................................................
7-9Status Flags and Interrupts ..................................................................... 7-12Receiver Flags ................................................................................ 7-13SECTION 8 SERIAL PERIPHERAL INTERFACE8.18.28.2.18.38.3.18.3.28.3.38.3.48.48.58.5.18.5.28.5.3Functional Description ............................................................................... 8-1SPI Transfer Formats ................................................................................
8-2Clock Phase and Polarity Controls .................................................... 8-3SPI Signals ................................................................................................ 8-3Master In Slave Out ........................................................................... 8-4Master Out Slave In ........................................................................... 8-4Serial Clock ....................................................................................... 8-4Slave Select ...................................................................................... 8-4SPI System Errors .....................................................................................
8-5SPI Registers ............................................................................................ 8-5Serial Peripheral Control ................................................................... 8-6Serial Peripheral Status ..................................................................... 8-7Serial Peripheral Data I/O Register ................................................... 8-7SECTION 9 TIMING SYSTEM9.19.29.2.19.2.29.2.39.39.3.19.3.29.3.39.3.49.3.59.3.6Timer Structure ..........................................................................................
9-3Input Capture ............................................................................................. 9-4Timer Control Register 2 ................................................................... 9-5Timer Input Capture Registers .......................................................... 9-6Timer Input Capture 4/Output Compare 5 Register .......................... 9-6Output Compare ........................................................................................ 9-7Timer Output Compare Registers .....................................................
9-7Timer Compare Force Register ......................................................... 9-8Output Compare Mask Register ........................................................ 9-9Output Compare Data Register .........................................................
9-9Timer Counter Register ..................................................................... 9-9Timer Control Register 1 ................................................................. 9-10MOTOROLAviM68HC11 E SERIESTECHNICAL DATATABLE OF CONTENTSParagraph(Continued)TitlePage9.3.7Timer Interrupt Mask Register 1 ......................................................
9-109.3.8Timer Interrupt Flag Register 1 ....................................................... 9-119.3.9Timer Interrupt Mask Register 2 ...................................................... 9-119.3.10Timer Interrupt Flag Register 2 ....................................................... 9-129.4Real-Time Interrupt ................................................................................. 9-139.4.1Timer Interrupt Mask Register 2 ......................................................
9-139.4.2Timer Interrupt Flag Register 2 ....................................................... 9-149.4.3Pulse Accumulator Control Register ............................................... 9-149.5Computer Operating Properly Watchdog Function ................................. 9-159.6Pulse Accumulator .................................................................................. 9-159.6.1Pulse Accumulator Control Register ...............................................
9-169.6.2Pulse Accumulator Count Register ................................................. 9-179.6.3Pulse Accumulator Status and Interrupt Bits ................................... 9-18SECTION 10 ANALOG-TO-DIGITAL CONVERTER10.110.1.110.1.210.1.310.1.410.1.510.1.610.210.310.410.510.610.710.810.9Overview ................................................................................................. 10-1Multiplexer ....................................................................................... 10-1Analog Converter ............................................................................ 10-3Digital Control ..................................................................................
![](https://s.studizba.com/z.php?f=/templates/si/i/noavatar.png&w=100&h=100&t=1"){kind=avatar}
