Сигнальный МП Motorola DSP56002, страница 60
Описание файла
PDF-файл из архива "Сигнальный МП Motorola DSP56002", который расположен в категории "". Всё это находится в предмете "радиоприёмные устройства" из 7 семестр, которые можно найти в файловом архиве РТУ МИРЭА. Не смотря на прямую связь этого архива с РТУ МИРЭА, его также можно найти и в других разделах. Архив можно найти в разделе "остальное", в предмете "радиоприёмные устройства" в общих файлах.
Просмотр PDF-файла онлайн
Текст 60 страницы из PDF
Program as zeroFigure B-5 Operating Mode Register (OMR)Sheet 3 of 3Freescale Semiconductor, Inc...Freescale Semiconductor, Inc.MOTOROLACENTRAL PROCESSORXTAL Disable Bit (XTLD)0 = Enable XTAL1 = Disable XTALDF0Multiplication Factor Bits MF0 - MF11MF11 - MF0Multiplication Factor MF$0001$0012$0023......$FFE4095$FFF4096MF88MF77MF66MF55MF44MF33MF22MF11MF00Division Factor Bits DF0 - DF3DF3 - DF0Division Factor DF$020$121$222......$E214$F2159MF11 MF10 MF9Date:DF1Application:DF2Programmer:CKOS CSRC COD1 COD0 PEN PSTP XTLD DF3MOTOROLA* = Reserved, Program as zeroFor More Information On This Product,Go to: www.freescale.comSTOP Processing State Bit (PSTP)0 = PLL Disabled During STOP Processing State1 = PLL Enabled During STOP Processing StatePLL Enable Bit (PEN)0 = Disable PLL1 = Enable PLLClock Output Disable Bits COD0 - COD1COD1 COD0 CLKOUT Pin00Clock Out Enabled, Full Strength Output Buffer01Clock Out Enabled, 2/3 Strength Output Buffer10Clock Out Enabled, 1/3 Strength Output Buffer11Clock Out DisabledChip Clock Source Bit (CSRC)0 = Output from Low Power Divider1 = Output from VCO*023 22 21 20 19 18 17 16 15 14 13 12 11 10CKOUT Clock Source Bit (CKOS)0 = Output from LPD1 = Output from VCOPLL ControlRegister (PCTL)X:$FFFD Read/WriteReset = $0X0000Figure B-6 PLL Control Register (PCTL)Sheet 1 of 1Freescale Semiconductor, Inc...Freescale Semiconductor, Inc.B - 13Freescale Semiconductor, Inc.Date:Application:Programmer:Sheet 1 of 2Port BGP I/OFreescale Semiconductor, Inc...PBC1 PBC0Function00 General Purpose I/O (Reset Condition)01Host Interface10 Host Interface (with HACK pin as GPIO)11Reserved23Port BControl Register (PBC)X:$FFE0 Read/WriteReset = $000000•• •15 14 13 12 11 10987654321*0 *0 *0 *0 *0 *0 *0 *0 *0 *0 *0 *0 *0 *0*0$00PBC1 PBC0$0$0= Reserved, Program as zero*Figure B-7 Port B Control Register (PBC)Port B Data Direction Control0 = Input1 = OutputPort BData DirectionRegister (PBDDR)X:$FFE2 Read/WriteReset = $00000023• • • 15*0*014 13 12 11 109876543210BD14 BD13 BD12 BD11 BD10 BD9 BD8 BD7 BD6 BD5 BD4 BD3 BD2 BD1 BD0= Reserved, Program as zero*Figure B-8 Port B Data Direction Register (PBDDR)Port B Data (usually loaded by program)23Port BData Register (PBD)X:$FFE4 Read/WriteReset = $000000*0•• •15 14 13 12 11 10*09PB14 PB13 PB12 PB11 PB10 PB98PB87PB76PB65PB54PB43PB32PB21PB10PB0= Reserved, Program as zero*Figure B-9 Port B Data Register (PBD)B - 14For More Information On This Product,Go to: www.freescale.comMOTOROLAFreescale Semiconductor, Inc.Date:Application:Programmer:Sheet 2 of 2GP I/OPort CPort C Pin Control0 = General Purpose I/O Pin1 = Peripheral PinFreescale Semiconductor, Inc...23Port CControl Register (PCC)X:$FFE1 Read/WriteReset = $000000•• •15 14 13 12 11 109*0 *0 *0 *0 *0 *0 *0*0876543210CC8 CC7 CC6 CC5 CC4 CC3 CC2 CC1 CC0$0* = Reserved, Program as zeroSSISTDSRDSCKSC2SC1SC0SCISCLKTXDRXDFigure B-10 Port C Control Register (PCC)Port C Data Direction Control0 = Input1 = OutputPort CData DirectionRegister (PCDDR)X:$FFE3 Read/WriteReset = $00000023•• •15 14 13 12 11 109*0 *0 *0 *0 *0 *0 *0*0876543210CD8 CD7 CD6 CD5 CD4 CD3 CD2 CD1 CD0$0= Reserved, Program as zero*Figure B-11 Port C Data Direction Register (PCDDR)Port C Data (usually loaded by program)23Port CData Register (PCD)X:$FFE5 Read/WriteReset = $000000*0•• •15 14 13 12 11 109*0 *0 *0 *0 *0 *0 *0876543210PD8 PD7 PD6 PD5 PD4 PD3 PD2 PD1 PD0$0* = Reserved, Program as zeroFigure B-12 Port C Data Register (PCD)MOTOROLAFor More Information On This Product,Go to: www.freescale.comB - 15Freescale Semiconductor, Inc.Date:Application:Programmer:Sheet 1 of 5HOSTFreescale Semiconductor, Inc...Port BPBC1 PBC0Function00 General Purpose I/O (Reset Condition)01Host Interface10 Host Interface (with HACK pin as GPIO)11ReservedPort BControl Register (PBC)X:$FFE0 Read/WriteReset = $00000023*0• • • 1514 13 12 11 10 98765432*0 *0 *0 *0 *0 *0 *0 *0 *0 *0 *0 *0 *0 *0$0$010PBC1 PBC0$0= Reserved, Program as zero*Figure B-13 Port B Control Register (PBC)DSP SIDEHost Receive Interrupt Enable0 = ∏ Disable1 = ∏ Enable — Interrupt on HRDFHost Transmit Interrupt Enable0 = ∏ Disable1 = ∏ Enable — Interrupt on HTDEHost Command Interrupt Enable0 = ∏ Disable1 = ∏ Enable — Interrupt on HCPHost FlagsGeneral Purpose Read/Write Flags23Host Control Register (HCR)X:$FFE8 Read/WriteReset = $00*0•• •765*0 *0 *043210HF3 HF2 HCIE HTIE HRIE= Reserved, Program as zero*Figure B-14 Host Control Register (HCR)B - 16For More Information On This Product,Go to: www.freescale.comMOTOROLAFreescale Semiconductor, Inc.Date:Application:Programmer:Sheet 2 of 5HOSTDSP SIDEHost Receive Data Full0 = ∏ Wait 1 = ∏ ReadFreescale Semiconductor, Inc...Host Transmit Data Empty0 = ∏ Wait 1 = ∏ WriteHost Command Pending0 = ∏ Wait 1 = ∏ ReadyHost FlagsRead OnlyDMA Status (Read Only)0 = ∏ Disabled1 = ∏ Enabled•• •23Host Status Register (HSR)X:$FFE9 Read OnlyReset = $0000027DMA*065*0 *04HF13210HF0 HCP HTDE HRDF= Reserved, Program as zero*Figure B-15 Host Status Register (HSR)Host Receive Data Register (HRX)X:$FFEB Read OnlyReset = $00000023 22 21 20 19 18Host Receive Data (usually Read by program)17 16 15 14 13 12 11 10RECEIVE HIGH BYTE98765RECEIVE MIDDLE BYTE43210RECEIVE LOW BYTEFigure B-16 Host Receive Data Register (HRX)Host Transmit Data Register (HTX)X:$FFEB Write OnlyReset = $00000023 22 21 20 19 18TRANSMIT HIGH BYTEHost Transmit Data (usually loaded by program)17 16 15 14 13 12 11 10987TRANSMIT MIDDLE BYTE6543210TRANSMIT LOW BYTEFigure B-17 Host Transmit Data Register (HTX)MOTOROLAFor More Information On This Product,Go to: www.freescale.comB - 17Freescale Semiconductor, Inc.Date:Application:Programmer:Sheet 3 of 5HOSTFreescale Semiconductor, Inc...PROCESSOR SIDEReceive Request EnableDMA Off0 = ∏ Interrupts DisabledDMA On0 = Host → DSP1 = Interrupts Enabled1 = DSP → HostTransmit Request EnableDMA Off0 = ∏ Interrupts DisabledDMA On0 = DSP → Host1 = Interrupts Enabled1 = Host → DSPHost FlagsWrite OnlyHost Mode Control00 = DMA Off01 = 24 Bit DMA10 = 16 Bit DMA 11 = 8 Bit DMAInitialize (Write Only)0 = ∏ No Action 1 = ∏ Initialize DMA7INITInterrupt Control Register (ICR)$0 Read/WriteReset = $0065HM1 HM043HF1HF02*010TREQ RREQ= Reserved, Program as zero*Figure B-18 Interrupt Control Register (ICR)Host VectorExecutive Interrupt Routine 0-63Host Command0 = ∏ Idle1 = ∏ Interrupt DSP7Command Vector Register (CVR)$1 Read/WriteReset = $12HC6*0543210HV5 HV4 HV3 HV2 HV1 HV0= Reserved, Program as zero*Figure B-19 Command Vector Register (CVR)B - 18For More Information On This Product,Go to: www.freescale.comMOTOROLAFreescale Semiconductor, Inc.Date:Application:Programmer:Sheet 4 of 5HOSTFreescale Semiconductor, Inc...PROCESSOR SIDEReceive Data Register Full0 = Wait1 = ReadTransmit Data Register Empty0 = Wait1 = WriteTransmitter Ready0 = Data in HI 1 = Data Not in HIHost FlagsRead OnlyDMA Status0 = ∏ DMA Disabled1 = ∏ DMA EnabledHost Request0 = ∏ HREQ Deasserted1 = ∏ HREQ Asserted7Interrupt Status Register (ISR)$2 Read/WriteReset = $066HREQ DMA54*0HF33210HF2 TRDY TXDE RXDF= Reserved, Program as zero*Figure B-20 Interrupt Status Register (ISR)Exception vector number for use by MC68000processor family vectored interrupts.Interrupt Vector Register (IVR)$3 Read/WriteReset = $0F76543210IV7IV6IV5IV4IV3IV2IV1IV0Figure B-21 Interrupt Vector Register (IVR)MOTOROLAFor More Information On This Product,Go to: www.freescale.comB - 190077PROCESSOR SIDE0 7$5RECEIVE HIGH BYTEHost Receive Data (usually read by program)RECEIVE MIDDLE BYTE$6Figure B-22 Receive Byte Registers7TRANSMIT HIGH BYTE00707000000NOT USED0$40NOT USED0$400000000Date:$5Application:0Host Transmit Data (usually loaded by program)TRANSMIT MIDDLE BYTE$6For More Information On This Product,Go to: www.freescale.comHOSTRECEIVE LOW BYTEReceive Byte Registers$7, $6, $5, $4 Read OnlyReset = $007$7TRANSMIT LOW BYTETransmit Byte Registers$7, $6, $5, $4 Write OnlyReset = $007$7B - 20Programmer:Figure B-23 Transmit Byte RegistersSheet 5 of 5Freescale Semiconductor, Inc...Freescale Semiconductor, Inc.MOTOROLAFreescale Semiconductor, Inc.Date:Application:Programmer:Sheet 1 of 3SCIPort CPort C Pin Control0 = General Purpose I/O Pin1 = Peripheral PinFreescale Semiconductor, Inc...23Port CControl Register (PCC)X:$FFE1 Read/WriteReset = $000000•• •15 14 13 12 11 109*0 *0 *0 *0 *0 *0 *0*0876543210CC8 CC7 CC6 CC5 CC4 CC3 CC2 CC1 CC0$0= Reserved, Program as zero*Figure B-24 Port C Control Register (PCC)Word Select Bits0 0 0 = 8-bit Synchronous Data (Shift Register Mode)0 0 1 = Reserved0 1 0 = 10-bit Asynchronous (1 Start, 8 Data, 1 Stop)0 1 1 = Reserved1 0 0 = 11-bit Asynchronous (1 Start, 8 Data, Even Parity, 1 Stop)1 0 1 = 11-bit Asynchronous (1 Start, 8 Data, Odd Parity, 1 Stop)1 1 0 = 11-bit Multidrop (1 Start, 8 Data, Even Parity, 1 Stop)1 1 1 = ReservedTransmitter Enable0=Transmitter disabled1=Transmitter enabledIdle Line Interrupt Enable0=Idle Line Interrupts disabled1=Idle Line Interrupts enabledReceive Interrupt EnableReceiver Wakeup EnableSend BreakSCI Shift Direction0=Receive Interrupts disabled1=Receive Interrupts enabled0=Receiver has awakened1=Wakeup function enabled0=Send break, then revert1=Continually send breaks0 = LSB First1 = MSB FirstTransmit Interrupt EnableWakeup Mode Select0=Transmit Interrupts disabled1=Transmit Interrupts enabled0=Idle Line Wakeup1=Address Bit WakeupTimer Interrupt EnableWired-Or Mode Select0=Timer Interrupts disabled1=Timer Interrupts enabled1=Multidrop0=Point to PointSCI Timer Interrupt RateReceiver Enable0= ÷ 32, 1= ÷ 10=Receiver Disabled1=Receiver EnabledSCI Clock Polarity0=Clock Polarity is positive1=Clock Polarity is negative23SCI Control Register(SCR)Address X:$FFF0Read/Write*0•• •15 14 13 12 11 1098SCKP STIR TMIE TIETERE WOMS RWU WAKE SBKRIEILIE76543210SSFTD WDS2WDS1 WDS0= Reserved, Program as zero*Figure B-25 SCI Control Register (SCR)MOTOROLAFor More Information On This Product,Go to: www.freescale.comB - 21Freescale Semiconductor, Inc.Date:Application:Programmer:Sheet 2 of 3Freescale Semiconductor, Inc...SCIOverrun Error FlagIdle Line Flag0=No error1=Overrun detected0=Idle not detected1=Idle StateParity Error FlagReceive Data Register Full0=No error1=Incorrect Parity detected0=Receive Data Register full1=Receive Data Register emptyFraming Error FlagTransmitter Data Register Empty0=No error1=No Stop Bit detected0=Transmitter Data Register full1=Transmitter Data Register emptyReceived Bit 8Transmitter Empty0=Data1=Address0=Transmitter full1=Transmitter emptySCI Status Register (SSR)Address X:$FFF1Read OnlyReset = $00000323•• •*07654R8FEPEOR IDLE RDRF TDRE TRNE3210* = Reserved, Program as zeroFigure B-26 SCI Status Register (SSR)Clock Divider Bits CD11-CD0CD11 - CD0lcyc RateTransmit/Receive Clock SelectionTCM RCM TX Clock RX Clock0011SCLK PinMode0 Internal Internal Output Synchronous/Asynchronous1 Internal External InputAsynchronous Only0 External Internal InputAsynchronous Only1 External External Input Synchronous/AsynchronousTransmitter Clock Mode/SourceReceiver Clock Mode/Source0=Internal clock for transmitter1=External clock from SCLK0=Internal clock for receiver1=External clock from SCLK$000$001$002...$FFE$FFFlcyc/1lcyc/2lcyc/3...lcyc/4095lcyc/4096Clock Out Divider0=Divide clock by 16 before feed to SCLK1=Feed clock to directly to SCLKSCI Clock Prescaler0=SCI Clock ControlRegister (SCCR)Address X:$FFF2Read/WriteReset = $00000023*0•• •÷11=÷815 14 13 12 11 109TCM RCM SCP COD CD11 CD10 CD9876543210CD8 CD7 CD6 CD5 CD4 CD3 CD2 CD1 CD0= Reserved, Program as zero*Figure B-27 SCI Clock Control Register (SCCR)B - 22For More Information On This Product,Go to: www.freescale.comMOTOROLAFreescale Semiconductor, Inc.Date:Application:Programmer:Sheet 3 of 3SCI“A”X0“B”“C”UNPACKINGFreescale Semiconductor, Inc...23SCI Transmit Data RegistersAddress X:$FFF4 – X:$FFF6 Read/WriteReset = xxxxxxX:$FFF616 158 70STXX:$FFF5STXX:$FFF4STXNOTE: STX is the same register decoded at three different addresses.SCI Transmit SRTXDFigure B-28 SCI Transmit Data RegistersSCI Receive SR23SCI Receive Data RegistersAddress X:$FFF4 - X:$FFF6 Read/WriteReset = xxxxxxX:$FFF616 15RXD8 70SRXX:$FFF5SRXX:$FFF4SRXNOTE: SRX is the same register decoded at three different addresses.PACKINGX0“A”“B”“C”Figure B-29 SCI Receive Data RegistersMOTOROLAFor More Information On This Product,Go to: www.freescale.comB - 23Freescale Semiconductor, Inc.Date:Application:Programmer:Sheet 1 of 3SSIFreescale Semiconductor, Inc...Port CPort C Pin Control0 = General Purpose I/O Pin1 = Peripheral Pin23Port CControl Register (PCC)X:$FFE1 Read/WriteReset = $0000•• •15 14 13 12 11 109*0 *0 *0 *0 *0 *0 *0*0876543210CC8 CC7 CC6 CC5 CC4 CC3 CC2 CC1 CC00* = Reserved, Program as zeroFigure B-30 SSI Control Register (PCC)Word Length Control00 = 8 Bits/Word01 = 12 Bits/Word10 = 16 Bits/Word11 = 24 Bits/WordPrescaler Range0=/11=/8SSIControl Register A (CRA)X:$FFEC Read/WriteReset = $00000023*0•• •Frame Rate Divider Control00000 = 111111 = 3215 14 13 12 11 10PSR WL1 WL0 DC498Prescale Modulus Select76543210DC3 DC2 DC1 DC0 PM7 PM6 PM5 PM4 PM3 PM2 PM1 PM0= Reserved, Program as zero*Figure B-31 SSI Control Register A (CRA)B - 24For More Information On This Product,Go to: www.freescale.comMOTOROLAFreescale Semiconductor, Inc.Date:Application:Programmer:Sheet 2 of 3SSIFreescale Semiconductor, Inc...Serial Control Direction BitsSCDx=0SCDx=1(Output)(Input)SC0 PinSC1 PinSC2 PinRx ClkRx Frame SyncTx Frame SyncFlag 0Flag 1Tx, Rx Frame SyncClock Source Direction0 = External Clock1 = Internal ClockShift Direction0 = MSB First1 = ∏LSB FirstFrame Sync Length 00 = Rx and Tx Same Length 1 = Rx and Tx Different LengthFrame Sync Length 10 = ∏ Rx is Word Length1 = ∏ Rx is Bit LengthSync/Async Control0 = ∏ Asynchronous 1 = ∏ SynchronousGated Clock Control0 = ∏ Continuous Clock1 = Gated ClockSSI Mode Select0 = ∏ Normal 1 = NetworkTransmit Enable0 = ∏ Disable 1 = EnableOutput Flag xIf SYN = 1 and SCD1=1OFxSCx PinReceive Enable0 = ∏ Disable 1 = EnableTransmit Interrupt Enable0 = ∏ Disable 1 = EnableReceive Interrupt Enable0 = ∏ Disable 1 = EnableSSIControl Register B (CRB)X:$FFED Read/WriteReset = $00000023*0•• •15 14 13 12 11 10RIETIERETE9876543210MOD GCK SYN FSL1 FSL0 SHFD SCKD SCD2 SCD1 SCD0 OF1 OF0* = Reserved, Program as zeroFigure B-32 SSI Control Register B (CRB)MOTOROLAFor More Information On This Product,Go to: www.freescale.comB - 25Freescale Semiconductor, Inc.Date:Application:Programmer:Sheet 3 of 3SSIFreescale Semiconductor, Inc...Serial Input Flag 0If SCD0=0 and SYN=1latch SC0 on FSSerial Input Flag 1If SCD1=0 and SYN=1latch SC0 on FSTransmit Frame Sync0 = ∏ Sync Inactive1 = ∏ Sync ActiveReceive Frame Sync0 = ∏ Wait 1 = ∏ Frame Sync OccurredTransmitter Underrun Error Flag0 = ∏ OK1 = ∏ ErrorReceiver Overrun Error Flag0 = ∏ OK1 = ∏ ErrorTransmit Data Register Empty0 = ∏ Wait 1 = ∏ WriteReceive Data Register Full0 = ∏ Wait 1 = ∏ Read23SSI Status Register (SSISR)X:$FFEE (Read)Reset = $000040*0•• •765432RDF TDE ROE TUE RFS TFS1IF10IF0SSI Status Bits* = Reserved, Program as zeroFigure B-33 SSI Status Register (SSISR)B - 26For More Information On This Product,Go to: www.freescale.comMOTOROLAFreescale Semiconductor, Inc.Date:Application:Sheet 1 of 1Freescale Semiconductor, Inc...TIMERNote: The first version of the DSP56002 (mask number D41G) did not have the timer/event counter.