Практикум «Оптимизирующие компиляторы» (на примере GCC) (1157417), страница 19
Текст из файла (страница 19)
Describing instruction set processorsusing nML. // In Proc. of the European Design and Test Conference.– Paris.–March 1995.– p. 503-507.33. Finkel R. Advanced Programming Languages Design. // Addison-Wesley,Kentucky.– 1996.– 372 p. ISBN 0-8053-1191-2.34. Franke B., O'Boyle M. An empirical evaluation of high-level transformationsfor embedded processors. // In. Proc. of Int. Conference on Compilers andArchitecture and Synthesis for Embedded System.– 2001.– p. 59-66.35.
Fraser C. W., Hanson D. R. A Retargetable Compiler for C: Design andImplementation. – Addison-Wesley.– Menlo Park, CA.– 1995.– 360 p.–ISBN 0-8053-1670-1.36. Fraser C. W., Hanson D. R., Proebsting T. A. Engineering a simple, efficientcode generator generator. // ACM Letters on Programming Languages andSystems.– Vol.
1.– 1992.– p. 213–226.37. GCC Internals (www.gcc.gnu.org)38. Hans-Peter Nilsson, “Porting GCC for Dunces”, 200039. Hanono S., Devadas S. Instruction Selection, Resource Allocation, andScheduling in the Aviv Retargetable Code Generator.– 35th DesignAutomation Conference (DAC).– 1998.– p. 510-515.40. Hwu W., et. al. Compiler Technology for Future Microprocessors.
// In Proc.of IEEE.– Vol 83, No. 12.– Dec. 1995.– p. 1625-1640.41. Intel Corp. Intel Architecture Optimization Manual. Order Number 242816003, Intel.– 1997.– 240 p.Практикум «оптимизирующие компиляторы»42. Johnson S. C. YACC – Yet Another Compiler-Compiler. // ComputerScience Technical Report 32.– Bell Telephone Labs.– 1975. – 96 p.43. Liao S., Devadas S., Keutzer K., Tjiang S., Wang A., Araujo G., SudarsanamA., Malik S., Zivojnovic V., Meyr H. Code Generation and OptimizationTechniquesforEmbeddedDigitalSignalProcessors.//InHardware/Software Co-Design, Kluwer Acad. Pub.– 1995.– pp. 599-604.44. Makarov V.
N., The finite state automaton based pipeline hazard recognizerand instruction scheduler in GCC, GCC Developers Summit 200345. Patterson D. A., Hennessy J. L. Computer Organization and Design: TheHard-ware/Software Interface.– Morgan Kaufmann Publishers.– SecondEdition, 1998.– 993 p.46. Poletto M., Sarkar V. Linear Scan Register Allocation. ACM TOPLAS,21(5).– 1999.– pp.895-913.47.
Proceedings of the GCC Developers Summit, Ottawa, Ontario 200348. Sreejith K Menon, “GCC Frontend howto”, 200249. Stallman R. Using and Porting the GNU Compiler Collection.– AddisonVesley Publishing, New York.– 2000.– 556 p.50. Steven S. Muchnick, “Advanced Compiler Design and Implementation”,Academic press, London, 199751.
Wilson T. et al. An ILP-Based Approach to Code Generation. // In CodeGenera-tion for Embedded Processors.– Kluwer Academic Publishers,1995.– pp. 103-118..