ATmega128 (961843), страница 70
Текст из файла (страница 70)
Updated values for VBOT (BODLEVEL = 1) in Table 19 on page 48.4. Updated “Test Access Port – TAP” on page 248 regarding JTAGEN.5. Updated description for the JTD bit on page 257.6. Added a note regarding JTAGEN fuse to Table 118 on page 290.3792467M–AVR–11/047. Updated RPU values in “DC Characteristics” on page 321.8. Added a proposal for solving problems regarding the JTAG instructionIDCODE in “Errata” on page 373.Changes from Rev.2467G-09/02 to Rev.2467H-02/031.
Corrected the names of the two Prescaler bits in the SFIOR Register.2. Added Chip Erase as a first step under “Programming the Flash” on page 318and “Programming the EEPROM” on page 319.3. Removed reference to the “Multipurpose Oscillator” application note and the“32 kHz Crystal Oscillator” application note, which do not exist.4. Corrected OCn waveforms in Figure 52 on page 123.5.
Various minor Timer1 corrections.6. Added information about PWM symmetry for Timer0 and Timer2.7. Various minor TWI corrections.8. Added reference to Table 124 on page 293 from both SPI Serial Programmingand Self Programming to inform about the Flash Page size.9. Added note under “Filling the Temporary Buffer (Page Loading)” on page 282about writing to the EEPROM during an SPM Page load.10. Removed ADHSM completely.11. Added section “EEPROM Write During Power-down Sleep Mode” on page 23.12. Updated drawings in “Packaging Information” on page 371.Changes from Rev.2467F-09/02 to Rev.2467G-09/021. Changed the Endurance on the Flash to 10,000 Write/Erase Cycles.Changes from Rev.2467E-04/02 to Rev.2467F-09/021.
Added 64-pad MLF Package and updated “Ordering Information” on page 370.2. Added the section “Using all Locations of External Memory Smaller than 64KB” on page 31.3. Added the section “Default Clock Source” on page 35.4. Renamed SPMCR to SPMCSR in entire document.5. When using external clock there are some limitations regards to change offrequency. This is descried in “External Clock” on page 40 and Table 131,“External Clock Drive,” on page 323.6.
Added a sub section regarding OCD-system and power consumption in thesection “Minimizing Power Consumption” on page 45.380ATmega1282467M–AVR–11/04ATmega1287. Corrected typo (WGM-bit setting) for:“Fast PWM Mode” on page 96 (Timer/Counter0).“Phase Correct PWM Mode” on page 98 (Timer/Counter0).“Fast PWM Mode” on page 150 (Timer/Counter2).“Phase Correct PWM Mode” on page 152 (Timer/Counter2).8. Corrected Table 81 on page 192 (USART).9.
Corrected Table 102 on page 261 (Boundary-Scan)10. Updated Vil parameter in “DC Characteristics” on page 321.Changes from Rev.2467D-03/02 to Rev.2467E-04/021. Updated the Characterization Data in Section “ATmega128 Typical Characteristics” on page 335.2. Updated the following tables:Table 19 on page 48, Table 20 on page 52, Table 68 on page 157, Table 102 onpage 261, and Table 136 on page 328.3. Updated Description of OSCCAL Calibration Byte.In the data sheet, it was not explained how to take advantage of the calibrationbytes for 2, 4, and 8 MHz Oscillator selections. This is now added in the followingsections:Improved description of “Oscillator Calibration Register – OSCCAL” on page 39 and“Calibration Byte” on page 291.Changes from Rev.2467C-02/02 to Rev.2467D-03/021.
Added more information about “ATmega103 Compatibility Mode” on page 5.2. Updated Table 2, “EEPROM Programming Time,” on page 21.3. Updated typical Start-up Time in Table 7 on page 35, Table 9 and Table 10 onpage 37, Table 12 on page 38, Table 14 on page 39, and Table 16 on page 40.4. Updated Table 22 on page 54 with typical WDT Time-out.5. Corrected description of ADSC bit in “ADC Control and Status Register A –ADCSRA” on page 245.6. Improved description on how to do a polarity check of the ADC differentialresults in “ADC Conversion Result” on page 242.7.
Corrected JTAG version numbers in “JTAG Version Numbers” on page 256.8. Improved description of addressing during SPM (usage of RAMPZ) on“Addressing the Flash During Self-Programming” on page 280, “PerformingPage Erase by SPM” on page 282, and “Performing a Page Write” on page282.9.
Added not regarding OCDEN Fuse below Table 118 on page 290.10. Updated Programming Figures:3812467M–AVR–11/04Figure 135 on page 292 and Figure 144 on page 304 are updated to also reflect thatAVCC must be connected during Programming mode. Figure 139 on page 299added to illustrate how to program the fuses.11. Added a note regarding usage of thePROG_PAGEREAD instructions on page 310.PROG_PAGELOAD12.
Added Calibrated RC Oscillator characterization“ATmega128 Typical Characteristics” on page 335.curvesinandsection13. Updated “Two-wire Serial Interface” section.More details regarding use of the TWI Power-down operation and using the TWI asmaster with low TWBRR values are added into the data sheet. Added the note atthe end of the “Bit Rate Generator Unit” on page 204. Added the description at theend of “Address Match Unit” on page 205.14. Added a note regarding usage of Timer/Counter0 combined with the clock.See “XTAL Divide Control Register – XDIV” on page 41.Changes from Rev.2467B-09/01 to Rev.2467C-02/021.
Corrected Description of Alternate Functions of Port GCorrected description of TOSC1 and TOSC2 in “Alternate Functions of Port G” onpage 82.2. Added JTAG Version Numbers for rev. F and rev. GUpdated Table 100 on page 256.3Added Some Preliminary Test Limits and Characterization DataRemoved some of the TBD's in the following tables and pages:Table 19 on page 48, Table 20 on page 52, “DC Characteristics” on page 321,Table 131 on page 323, Table 134 on page 325, and Table 136 on page 328.4. Corrected “Ordering Information” on page 370.5.
Added some Characterization Data in Section “ATmega128 Typical Characteristics” on page 335.6. Removed Alternative Algortihm for Leaving JTAG Programming Mode.See “Leaving Programming Mode” on page 318.7. Added Description on How to Access the Extended Fuse Byte Through JTAGProgramming Mode.See “Programming the Fuses” on page 320 and “Reading the Fuses and Lock Bits”on page 320.382ATmega1282467M–AVR–11/04ATmega128Table of ContentsFeatures................................................................................................
1Pin Configurations............................................................................... 2Overview............................................................................................... 2Block Diagram ...................................................................................................... 3ATmega103 and ATmega128 Compatibility .........................................................
4Pin Descriptions.................................................................................................... 5About Code Examples......................................................................... 7AVR CPU Core ..................................................................................... 8Introduction ........................................................................................................... 8Architectural Overview..........................................................................................
8ALU – Arithmetic Logic Unit.................................................................................. 9Status Register ..................................................................................................... 9General Purpose Register File ........................................................................... 10Stack Pointer ...................................................................................................... 12Instruction Execution Timing............................................................................... 13Reset and Interrupt Handling..............................................................................
13AVR ATmega128 Memories .............................................................. 16In-System Reprogrammable Flash Program Memory ........................................SRAM Data Memory...........................................................................................EEPROM Data Memory......................................................................................I/O Memory .........................................................................................................External Memory Interface..................................................................................1617192424System Clock and Clock Options .................................................... 34Clock Systems and their Distribution ..................................................................Clock Sources.....................................................................................................Default Clock Source ..........................................................................................Crystal Oscillator.................................................................................................Low-frequency Crystal Oscillator ........................................................................External RC Oscillator ........................................................................................Calibrated Internal RC Oscillator ........................................................................External Clock.....................................................................................................Timer/Counter Oscillator.....................................................................................343535363738394041Power Management and Sleep Modes.............................................
42Idle Mode ............................................................................................................ADC Noise Reduction Mode...............................................................................Power-down Mode..............................................................................................Power-save Mode...............................................................................................Standby Mode.....................................................................................................Extended Standby Mode ....................................................................................434343434444i2467M–AVR–11/04Minimizing Power Consumption .........................................................................
![](https://s.studizba.com/z.php?f=/templates/si/i/noavatar.png&w=100&h=100&t=1"){kind=avatar}
